{{ }}

{{ topic.Title }} {{ topic.Ddate | formatDate }}

{{ topic.Content }}

No topics found!

Arm Cortex Texas Instruments Jacinto/Sitara: Configuring Memory area (bus)


For ´╗┐SoCs (e.g. AM24xx, AM64xx, AM26xx) with multiple cores organized into clusters, you must manually select the memory area (bus) to successfully perform Debug | Download.

Possible solution

Specify Memory area (bus)
1. Open Debug | Configure Session | SoCs | Program Files | Program File.

2. Select:

  • Memory area (bus) associated with the core or
  • Virtual Memory area (bus)


Core clusters and bus architecture

It's common for modern embedded processors to include multiple cores organized into clusters. The cores within a cluster communicate with each other and with external peripherals through a bus architecture. For example, the CM4 core is in another cluster as the R5 core, and they are associated with different buses (e.g., AHB_1 bus for AM26xx).

Selection of a Memory area (bus) in winIDEA

With more simple SoC (with one core), winIDEA configures the Memory area (bus) for you. However, SoC with a more complicated structure of core clusters, you have to define the memory area manually. 

Virtual Memory Area

Another solution is to select a Virtual Memory Area. Virtual Memory allows a process to use more memory than is physically available by using space on disk as an extension of RAM. If you select a virtual memory area through another core, winIDEA uses a mechanism where one core is involved in managing the virtual memory space for another core.

More resources

Was this answer helpful?

Sorry this article didn't answer your question, we'd love to hear how we can improve it.
Note: This form won't submit a case. We'll just use it to make this article better.

Similar topics

{{ topic.Title }} {{ topic.Ddate | formatDate }}

{{ topic.Content }}

No similar topics found!

Other topics in the same category

{{ topic.Title }} {{ topic.Ddate | formatDate }}

{{ topic.Content }}

No topics found!